

# United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	APPLICATION NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/719,743	13 11/21/2003		Bernard J. New	X-1141 US	3152
24309	7590	11/02/2005		EXAMINER	
XILINX, IN	iC .		NGUYEN, HAI L		
ATTN: LEGA	AL DEPAR	TMENT			
2100 LOGIC	DR		ART UNIT	PAPER NUMBER	
SAN JOSE,			2816		

DATE MAILED: 11/02/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	
	10/719,743	NEW ET AL.	
Office Action Summary	Examiner	Art Unit	
	Hai L. Nguyen	2816	
The MAILING DATE of this communication Period for Reply	appears on the cover sheet w	ith the correspondence ac	idress
A SHORTENED STATUTORY PERIOD FOR RE WHICHEVER IS LONGER, FROM THE MAILING - Extensions of time may be available under the provisions of 37 CF after SIX (6) MONTHS from the mailing date of this communication - If NO period for reply is specified above, the maximum statutory pe - Failure to reply within the set or extended period for reply will, by s Any reply received by the Office later than three months after the n	G DATE OF THIS COMMUNI R 1.136(a). In no event, however, may a n. eriod will apply and will expire SIX (6) MON tatute, cause the application to become Al	CATION. reply be timely filed ITHS from the mailing date of this of BANDONED (35 U.S.C. § 133).	•
earned patent term adjustment. See 37 CFR 1.704(b).			
Status —			
1) Responsive to communication(s) filed on 1			
· <u> </u>	This action is non-final.		·
3) Since this application is in condition for all closed in accordance with the practice und	•	•	e merits is
closed in accordance with the practice und	lei Ex parte Quayle, 1955 C.L	7. 11, 455 O.G. 215.	
Disposition of Claims			
<ul> <li>4)  Claim(s) 1,3-9 and 11-26 is/are pending in 4a) Of the above claim(s) is/are with 5)  Claim(s) 20-26 is/are allowed.</li> <li>6)  Claim(s) 1,3-9 and 11-19 is/are rejected.</li> <li>7)  Claim(s) is/are objected to.</li> <li>8)  Claim(s) are subject to restriction are</li> </ul>	drawn from consideration.		
Application Papers			
9) The specification is objected to by the Exam 10) The drawing(s) filed on 14 February 2005 is Applicant may not request that any objection to Replacement drawing sheet(s) including the co 11) The oath or declaration is objected to by the	s/are: a)⊠ accepted or b)☐ the drawing(s) be held in abeyar rrection is required if the drawing	nce. See 37 CFR 1.85(a). (s) is objected to. See 37 C	FR 1.121(d).
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for force a) All b) Some * c) None of:  1. Certified copies of the priority docum 2. Certified copies of the priority docum 3. Copies of the certified copies of the application from the International Bu * See the attached detailed Office action for a	nents have been received. nents have been received in A priority documents have been reau (PCT Rule 17.2(a)).	application No received in this National	Stage
Attachment(s)  1)  Notice of References Cited (PTO-892)		Summary (PTO-413)	
<ol> <li>Notice of Draftsperson's Patent Drawing Review (PTO-948</li> <li>Information Disclosure Statement(s) (PTO-1449 or PTO/SE Paper No(s)/Mail Date</li> </ol>	· —	s)/Mail Date nformal Patent Application (PT 	O-152)

Application/Control Number: 10/719,743 Page 2

Art Unit: 2816

#### **DETAILED ACTION**

### Response to Amendment

1. The amendment received on 8/15/2005 has been reviewed and considered with the following results:

As to Applicant's request about the confirmation of the previous objection to the drawings, Examiner's confirmation is that the objection to the drawings has been withdrawn. The replacement sheet of drawings, filed on 02/14/2005, has been approved.

As to the prior art rejections to the claims 1-15. Applicant's amendments and arguments with respect to the prior art rejections by the previous office action mailed on 8/15/2005 have been fully considered but are not deemed to be persuasive. In view of the amendments of claims 1, 3-9, and 11-15; a new action on the merits appears below.

The arguments supporting the previous rejections to claims 1-15 are addressed in detailed below.

As to the prior art rejections to the claims 16-19. Applicant's arguments with respect to the prior art rejections by the previous office action mailed on 8/15/2005 have been fully considered and found persuasive. A new action on the merits appears below.

# Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

3. Claims 1, 3-6, 8, 9, and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dortu et al. (US Pat. 6,252,443; previously cited) in view of Park (US Pat. 6,275,079; previously cited), and further in view of Trimberger et al. (US Pat. 5,811,985; previously cited).

With regard to claim 1, Dortu et al. discloses in Fig. 10 a delay locked loop comprising a primary delay line (112) comprising a plurality of series-connected delay elements; a clock input terminal for receiving an input clock signal, wherein the clock input terminal is coupled to an input terminal of the primary delay line; a first multiplexer (115's of the top row) coupled to receive delayed versions of the input clock signal from the delay elements of the primary delay line; and a delay selection circuit (114) coupled to control the first multiplexer in response to the input clock signal (Input) and a distributed version of the input clock signal (Output). Fig. 10 of Dortu et al. shows a delay locked loop meeting all of the claimed limitations except for a delay control circuit (213 in instant Fig. 2) coupled to the primary delay line; and a voltage distribution line. Park teaches in Fig. 7 a delay locked loop circuit having a delay control circuit (702) coupled to the primary delay line (103); a voltage distribution line (Vp), wherein each of the delay elements operates in response to a voltage on the voltage distribution line; a first voltage terminal for receiving a first voltage (Vcc); and a second voltage terminal for receiving a second voltage (Vpp), wherein the first voltage is greater than the second voltage; wherein the delay control circuit selectively couples the first voltage terminal or the second voltage terminal to the voltage distribution line, as recited in the claim. Therefore, it would have been obvious to one of ordinary skill in the art to implement the delay control circuit taught by Park with the prior art (Fig. 10 Dortu et al.) for the advantage of setting the delay line at desired pre-determined time delay (as shown in Fig. 6 of Park) in addition to time delay of the primary delay line (112).

Application/Control Number: 10/719,743

Art Unit: 2816

Furthermore, Trimberger et al. teaches in Fig. 6 a multiplexer (235) controlled by a memory cell (280) for selecting one of the input signals. Therefore, it would have been obvious to one of ordinary skill in the art to implement the memory cell, as the control signal, taught by Trimberger et al. with the prior arts for the advantage of easily changing the selected input by using the programmable memory cell.

With regard to claims 3, 5, 6, and 8, the references also meet the recited limitations in these claims.

With regard to claim 4, the above discussed that the delay locked loop of Park meets all of the claimed limitations except for the limitation that the first voltage (Vpp) is 10 or more percent greater than the second voltage (Vcc). It would have been obvious to one of ordinary skill in the art at the time of applicant's invention was made to set the first voltage (Vpp) is at a certain percent greater than the second voltage, including 10 or more percent, to meet the specific condition of the particular application. It has been held that discovering an optimum range or to optimally match to an application is obvious to the skilled artisan. See *In re Boesch*, 617 F.2d 272, 205 USPQ 215 (CCPA 1980).

Claim 9 is rejected for similar motivations; note the above discussion with regard to claim 4.

With regard to claim 15, the delay locked loop of the references also meets the recited limitations in the claim.

4. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Dortu et al. in view of Park and Trimberger et al., as applied to claims 1 and 5 above; and further in view of Krishnamurthy (US Pat. 6,271,713; previously cited).

Art Unit: 2816

The above discussed that the delay locked loop of the references meets all of the claimed limitations except for the limitation that each of the inverters (205<sub>1</sub> - 205<sub>N</sub> in instant Fig. 2) comprises a transistor having a well region coupled to the voltage distribution line (222). Krishnamurthy teaches in Fig. 4 a circuit having each of the inverters (152, 154) comprises a transistor (M2, M4) having a well region coupled to the voltage distribution line (116). Therefore, it would have been obvious to one of ordinary skill in the art to implement that teaching with the prior art in order to improve the switching speed of the circuit (by changing time delay as shown in Fig. 6 of Park).

5. Claims 16-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over the admitted prior art (APA), Fig. 1 in the present application, in view of Park (US Pat. 6,275,079; previously cited) and further in view of Trimberger et al. (US Pat. 5,811,985; previously cited).

With regard to claim 16, the APA discloses in Fig. 1 a field programmable gate array (FPGA) circuit comprising an input clock terminal for receiving an input clock signal (CLK\_IN) used to clock data into the FPGA; a global clock routing network (103) that provides a distributed clock signal (DIST\_CLK) in response to the input clock signal, wherein the distributed clock signal is used to clock data into or out of the FPGA; a delay locked loop (101). Fig. 1 of APA shows a circuit all of the claimed limitations except for structural details of the delay locked loop. Park teaches in Figs. 3-7 a delay locked loop comprising a primary delay line (103,103') comprising a plurality of series-connected delay elements, wherein each of the delay elements operates in response to a voltage on a voltage distribution line (Vp); a first voltage terminal for receiving a first voltage (Vpp); a second voltage terminal for receiving a second voltage; and a voltage selection

circuit (702) for selectively coupling the first voltage terminal or the second voltage terminal to the voltage distribution line. Fig. 3 of Park shows a delay locked loop meeting all of the claimed limitations except for using a memory cell (220 in instant Fig. 2) as a control signal of multiplexer. Trimberger et al. teaches in Fig. 6 a multiplexer (235) controlled by a memory cell (280) for selecting one of the input signals. Therefore, it would have been obvious to one of ordinary skill in the art to implement the memory cell, as the control signal, taught by Trimberger et al. with the prior art (Figs. 4-7 of Park) for the advantage of easily changing the selected input by using the programmable memory cell.

With regard to claim 17 and 18, the references also meet the recited limitations in these claims.

6. Claim 19 is rejected under 35 U.S.C. 103(a) as being unpatentable over the admitted prior art (APA), Fig. 1 in the present application, in view of Park and Trimberger et al., as applied to claims 16 and 17 above; and further in view of Krishnamurthy.

The above discussed that the FPGA circuit of the prior arts meets all of the claimed limitations except for the limitation that each of the inverters (205<sub>1</sub> - 205<sub>N</sub> in instant Fig. 2) comprises a transistor having a well region coupled to the voltage distribution line (222). Krishnamurthy teaches in Fig. 4 a circuit having each of the inverters (152, 154) comprises a transistor (M2, M4) having a well region coupled to the voltage distribution line (116). Therefore, it would have been obvious to one of ordinary skill in the art to implement that teaching with the prior arts in order to improve the switching speed of the circuit (by changing time delay as shown in Fig. 6 of Park).

Application/Control Number: 10/719,743 Page 7

Art Unit: 2816

## Response to Arguments

7. Applicant's arguments on pages 8-10 with respect to the prior art rejections to claims 1-15, under 35 US 103(a) over "Park" and "Dortu") by the previous office action mailed on 8/15/2005 have been considered. Since those claims have been amended, thus that argument is no need to be discussed. However, the motivations for supporting the prior art rejections to those claims as discussed-above.

### Allowable Subject Matter

- 8. Claims 11-14 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 9. Claims 20-26 are allowed.

The prior art of record fails to disclose or fairly suggest a delay locked loop (200 in instant Fig. 2), as recited in claim 11, having specific limitation such as a second multiplexer having a first input terminal coupled to receive a delayed version of the input clock signal (Cout) routed by the first multiplexer (202); and a fast delay element (206) having an input terminal coupled to receive the delayed version of the input clock signal routed by the first multiplexer, and an output terminal coupled to a second input terminal of the second multiplexer, and being configured in combination with the rest of the limitations of the base claims and any intervening claims.

The prior art of record fails to disclose or fairly suggest a method of operating delay locked loop (200 in instant Fig. 2), as recited in claim 20, having specific limitation such as a

Page 8

Art Unit: 2816

step of operating the delay elements  $(205_1 - 205n)$  in response to a first voltage  $(V_{S1})$  when the input clock signal (CLK\_IN) has a frequency greater than or equal to a first frequency; and operating the delay elements in response to a second voltage  $(V_{S2})$  when the input clock signal has a frequency less than the first frequency, and being configured in combination with the rest of the limitations of the base claims and any intervening claims.

#### Conclusion

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hai L. Nguyen whose telephone number is 571-272-1747 and Right Fax number is 571-273-1747. The examiner can normally be reached on Monday-Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on 571-272-1740. The official fax phone number 571-273-8300 for the organization where this application or proceeding is 323-2300.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 571-272-1562.

11. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR

Application/Control Number: 10/719,743

Art Unit: 2816

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private

PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Kenneth B. Wells

Page 9








FIG. 3